

UNITED STATES PATENT AND TRADEMARK OFFICE  
**CERTIFICATE OF CORRECTION**

PATENT NO. : 7,122,414 B2  
APPLICATION NO. : 10/601037  
DATED : October 17, 2006  
INVENTOR(S) : Hannu Huotari

Page 1 of 24

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:


Title Page Illustration Figure(s) Should Be Deleted, And Replaced With The Attached Title Page.

Please replace the drawings of sheets 1-22 with the attached drawings.

In Column 13, line 3, Claim 26, after "HfSi<sub>x</sub>N<sub>y</sub>" please delete "," and insert --;--, therefor.

Signed and Sealed this

First Day of April, 2008

A handwritten signature in black ink, appearing to read "Jon W. Dudas". The signature is stylized with a large, looping initial "J" and a distinct "D".

JON W. DUDAS  
*Director of the United States Patent and Trademark Office*

(12) **United States Patent**  
**Huotari**

(10) **Patent No.:** **US 7,122,414 B2**  
(45) **Date of Patent:** **Oct. 17, 2006**

(54) **METHOD TO FABRICATE DUAL METAL CMOS DEVICES**

(75) **Inventor:** Hannu Huotari, Espoo (FI)

(73) **Assignee:** ASM International, Inc., Bilthoven (NL)

(\*) **Notice:** Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) **Appl. No.:** 10/601,037

(22) **Filed:** Jun. 19, 2003

(65) **Prior Publication Data**

US 2004/0106249 A1 Jun. 3, 2004

**Related U.S. Application Data**

(60) **Provisional application No.** 60/430,960, filed on Dec. 3, 2002.

(51) **Int. Cl.**  
**H01L 21/8238** (2006.01)

(52) **U.S. Cl.** ..... 438/199; 438/275; 438/592; 257/369; 257/407; 257/412; 257/E21.002

(58) **Field of Classification Search** ..... 257/369, 257/388, 407, 412, 751; 438/199, 275, 592  
See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

5,625,217 A 4/1997 Chau et al.  
5,783,478 A 7/1998 Chau et al.  
6,066,533 A 5/2000 Yu  
6,166,417 A \* 12/2000 Bai et al. .... 257/407  
6,225,168 B1 5/2001 Gardner et al.  
6,265,258 B1 7/2001 Liang et al.  
6,291,282 B1 9/2001 Wilk et al.  
6,368,954 B1 4/2002 Lopatin et al.  
6,373,111 B1 4/2002 Zheng et al.  
6,383,879 B1 5/2002 Kizilyalli et al.  
6,407,435 B1 6/2002 Ma et al.

6,458,695 B1 10/2002 Lin et al.  
6,482,740 B1 11/2002 Soininen et al.  
6,506,676 B1 1/2003 Park  
6,511,876 B1 1/2003 Buchanan et al.  
6,518,106 B1 2/2003 Ngai  
6,537,901 B1 3/2003 Cha et al.  
6,579,767 B1 6/2003 Park et al.  
6,596,576 B1 7/2003 Fu et al.  
6,613,695 B1 \* 9/2003 Pomaredo et al. .... 438/767  
6,627,503 B1 9/2003 Ma et al.  
6,660,630 B1 \* 12/2003 Chang et al. .... 438/637  
6,696,332 B1 2/2004 Visokay et al.  
6,700,771 B1 3/2004 Bhattacharyya  
6,713,846 B1 3/2004 Senzaki  
6,714,435 B1 3/2004 Dimmler et al.  
6,717,226 B1 4/2004 Hegde et al.

(Continued)

**FOREIGN PATENT DOCUMENTS**

EP 0 854 505 A2 7/1998

(Continued)

**OTHER PUBLICATIONS**

Chatterjee et al., "CMOS Metal Replacement Gate Transistors using Tantalum Pentoxide Gate Insulator," IEEE, IEDM, 0-7803-4774-9/98, pp. 777-780 (1998).

(Continued)

**Primary Examiner**—Zandra V. Smith

**Assistant Examiner**—Christy L. Novacek


(74) **Attorney, Agent, or Firm**—Knobbe, Martens, Olson & Bear, LLP

(57) **ABSTRACT**

The present invention relates generally to barrier layers in transistor gate stacks in integrated circuits, and to processes for forming such gate stacks.

**28 Claims, 22 Drawing Sheets**

Chemical mechanical polishing (CMP)




U.S. Patent

Oct. 17, 2006

Sheet 1 of 22

7,122,414 B2




**FIG. 1**

U.S. Patent

Oct. 17, 2006

Sheet 2 of 22

7,122,414 B2




**FIG.2**

U.S. Patent

Oct. 17, 2006

Sheet 3 of 22

7,122,414 B2




**FIG. 3**

U.S. Patent

Oct. 17, 2006

Sheet 4 of 22

7,122,414 B2




**FIG. 4**

U.S. Patent

Oct. 17, 2006

Sheet 5 of 22

7,122,414 B2




**FIG. 5**

U.S. Patent

Oct. 17, 2006

Sheet 6 of 22

7,122,414 B2



**FIG. 6**




U.S. Patent

Oct. 17, 2006

Sheet 7 of 22

7,122,414 B2




**FIG. 7**

U.S. Patent

Oct. 17, 2006

Sheet 8 of 22

7,122,414 B2




**FIG. 8**

U.S. Patent

Oct. 17, 2006

Sheet 9 of 22

7,122,414 B2




**FIG. 9**

U.S. Patent

Oct. 17, 2006

Sheet 10 of 22

7,122,414 B2




**FIG. 10**

**U.S. Patent**

**Oct. 17, 2006**

**Sheet 11 of 22**

**7,122,414 B2**




***FIG. 11***

U.S. Patent

Oct. 17, 2006

Sheet 12 of 22

7,122,414 B2




**FIG. 12**

U.S. Patent

Oct. 17, 2006

Sheet 13 of 22

7,122,414 B2




**FIG. 13**

U.S. Patent

Oct. 17, 2006

Sheet 14 of 22

7,122,414 B2



**FIG. 14**




U.S. Patent

Oct. 17, 2006

Sheet 15 of 22

7,122,414 B2




**FIG. 15**

U.S. Patent

Oct. 17, 2006

Sheet 16 of 22

7,122,414 B2




**FIG. 16**

U.S. Patent

Oct. 17, 2006

Sheet 17 of 22

7,122,414 B2




**FIG. 17**

U.S. Patent

Oct. 17, 2006

Sheet 18 of 22

7,122,414 B2




**FIG. 18**

U.S. Patent

Oct. 17, 2006

Sheet 19 of 22

7,122,414 B2




**FIG. 19**

U.S. Patent

Oct. 17, 2006

Sheet 20 of 22

7,122,414 B2




**FIG. 20**

U.S. Patent

Oct. 17, 2006

Sheet 21 of 22

7,122,414 B2




**FIG. 21**

U.S. Patent

Oct. 17, 2006

Sheet 22 of 22

7,122,414 B2



**FIG.22**